Semiconductor News & Analysis Feed

JEDEC finalized a new HBM4 packaging specification called SPHBM4 that aims to broaden high bandwidth memory (HBM) use cases by reducing packaging complexity and cost, industry sources reported. According to ET News, the DRAM subcommittee completed its review, and the JEDEC board gave final approval, positioning the standard to influence AI semiconductor cost structures and substrate choices.

SPHBM4 is a new JEDEC standard that aims to solve the high cost and packaging concerns with existing HBM technologies. Almost all AI & HPC accelerators rolling out these days feature some form of HBM memory. The highest-end solutions are leveraging the latest HBM4 designs, and HBM4E is being sampled to the top chipmakers. But as demand continues to rise, and shortages persist in the premium DRAM