Feed Deep Dive Matrix Subscribe About

Semiconductor News & Analysis Feed

20 articles
Trending Companies
TSMC6 AMD5 NVIDIA4 Intel4 Nvidia4 Samsung3 SK Hynix3 Infineon Technologies2 Bosch2 NXP2 ESMC2 Micron2
Trending Technologies
GPU3 HBM3 Memory Chips2 Blackwell2 RTX 50902 FinFET2 DUV2 EDA2 DRAM2 Power Semiconductors1 AI Data Center Power Supply1 Lithography1
2026-10-01
OpenAI and Synopsys team up to build an AI model that designs chips like a seasoned engineer - the-decoder.com
0.92
the-decoder.com 2026-10-01
2026-09-30
Synopsys, TSMC Extend EDA and IP Enablement for Advanced AI Designs - EE Times Asia
0.95
news.google.com 2026-09-30
2026-09-29
Efinix Announces New Sapphire RV64 SoC, Bringing 64-Bit RISC-V Performance to Embedded FPGA Designs - Embedded Computing Design
0.9
news.google.com 2026-09-29
2026-09-29
Efinix® Brings 64-Bit RISC-V Performance to Embedded FPGA Designs With New Sapphire™ RV64 SoC - 01net.it
0.95
www.01net.it 2026-09-29
2026-09-29
Efinix® Brings 64-Bit RISC-V Performance to Embedded FPGA Designs With New Sapphire™ RV64 SoC - Yahoo Finance
0.95
finance.yahoo.com 2026-09-29
2026-09-18
Advanced Crosstalk Mitigation Methods for Timing Optimization in 3nm Semiconductor Designs - Nasscom
0.95
community.nasscom.in 2026-09-18
2026-09-18
Micron: AI memory crunch rewrites the market with long-term deals and custom designs
0.92
digitimes.com 2026-09-18
2026-09-17
Onsemi's embedded power platform accelerates high-density electric vehicle and AI infrastructure designs - globalsources.com
0.95
www.globalsources.com 2026-09-17
2026-09-17
NY Creates to help chip industry develop larger 'masks' for designs - Times Union
0.8
www.timesunion.com 2026-09-17
2026-09-14
Lorentz Solution Jointly Presents with NVIDIA on Automated Large-Scale Chip-Level 3D EM Extraction and Sign-off of Ultra-High-Speed Silicon Photonics and IC/3DIC Designs at 2026 TSMC OIP - Yahoo Finance Singapore
0.85
sg.finance.yahoo.com 2026-09-14
Lorentz Solution and NVIDIA jointly presented advanced chip-level 3D electromagnetic (EM) extraction and sign-off technologies at the 2026 TSMC Open Innovation Platform (OIP) forum, focusing on ultra-high-speed silicon photonics and IC/3DIC designs. This marks the third consecutive year of collabora
Semiconductor DesignElectromagnetic Simulation3D EM ExtractionAI Data CentersSilicon PhotonicsChip VerificationTSMC OIPEDA Tools
2026-09-10
D-Matrix drinks the Nvidia Kool-Aid with NVLink Fusion and MGX rack designs - The Register
0.88
www.theregister.com 2026-09-10
2026-08-27
NVIDIA announces NVHBM as industry shifts toward custom HBM designs - VideoCardz.com
0.95
videocardz.com 2026-08-27
2026-08-25
Optocouplers tame EMI in wide-bandgap designs - Electronics Weekly
0.92
www.electronicsweekly.com 2026-08-25
2026-08-21
GaN 40-V Switches Reduce Footprint by 82% for Portable Power Designs - Electronic Design
0.95
www.electronicdesign.com 2026-08-21
2026-08-14
TIER IV joins JST's Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving - The Malaysian Reserve
0.85
themalaysianreserve.com 2026-08-14
Tier IV's participation in JST's next-generation edge AI semiconductor R&D program marks a significant development in the convergence of autonomous driving and semiconductor industries. This initiative, led by Japan's Science and Technology Agency (JST), aims to advance edge AI chip technology for a
Autonomous DrivingAI ChipEdge ComputingSemiconductor R&DJapanese GovernmentTier IVJSTOpen Source Chip
2026-08-14
TIER IV joins JST's Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving - The Manila Times
0.85
www.manilatimes.net 2026-08-14
On August 14, 2026, the Japan Science and Technology Agency (JST) launched a next-generation edge AI semiconductor research and development program, into which TIER IV, a leading company in autonomous driving, has joined. The initiative aims to advance the development of software-defined system-on-c
Autonomous DrivingAI ChipEdge ComputingOpen SourceSemiconductor R&DArtificial IntelligenceAutomotive TechnologyChip Design
2026-08-14
TIER IV joins JST's Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving - PR Newswire
0.9
www.prnewswire.com 2026-08-14
2026-08-11
Nvidia reportedly testing lower memory configs of Rubin Ultra as memory shortage bites back — designs tested include as little as 192 GB and step back to HBM4 - Tom's Hardware
0.85
www.tomshardware.com 2026-08-11
Nvidia is reportedly testing lower-memory configurations of its upcoming Rubin Ultra accelerator due to ongoing shortages of high-bandwidth memory (HBM). According to The Information, some versions are being tested with as little as 192 GB of memory and are switching from the originally announced HB
NvidiaRubin UltraHigh Bandwidth MemoryHBM4EHBM4AI Data CentersMemory ShortageSemiconductor Supply Chain
2026-08-07
Infineon Designs Rad-Hard GaN Gate Driver for Satellite Power Systems - All About Circuits
0.95
news.google.com 2026-08-07
2026-08-07
Nvidia tests leaner Rubin Ultra memory designs with 2027 HBM supply in question - digitimes
0.92
news.google.com 2026-08-07