Semiconductor News & Analysis Feed
404 articles
2026-06-18
www.reuters.com
2026-06-18
Reuters
__fail__
2026-06-18
finance.yahoo.com
2026-06-18
Yahoo Finance
Trump says Apple to partner with Intel on US chip design, production
Reuters
Wed, June 17, 2026 at 9:44 PM PDT 1 min read
AAPL
+0.33%
INTC
+4.80%
2330.TW
+4.15%
NVDA
-0.83%
AMD
+1.42%
Explore stocks on Coinbase
Trading disclosure
June 18 (Reuters) - U.S. President Donald Trump said in a Truth Social post on Thursday that Apple has agreed to work with Intel to design and manufacture its chips in
2026-06-18
smallcaps.com.au
2026-06-18
smallcaps.com.au
dorsaVi (ASX: DVL) has finalised the design package for its first integrated resistive random access memory-complementary metal-oxide semiconductor (RRAM-CMOS) validation chip.
The company has developed the chip with NTU Singapore and ITRI Taiwan, and is now ready to move into tape-out and staged silicon implementation.
The design incorporates self-checking write-and-verify circuitry, compute-in
2026-06-18
www.tradingview.com
2026-06-18
TradingView
News
/
Small Caps
/
dorsaVi Finalises RRAM-CMOS Validation Chip Design for Ultra-Edge AI
dorsaVi Finalises RRAM-CMOS Validation Chip Design for Ultra-Edge AI
2 min read
DVL
0
dorsaVi
DVL
has finalised the design package for its first integrated resistive random access memory-complementary metal-oxide semiconductor (RRAM-CMOS) validation chip.
The company has developed the chip with NTU Singapo
2026-06-18
themachinemaker.com
2026-06-18
Machine Maker
themachinemaker.com
Performing security verification
This website uses a security service to protect against malicious bots. This page is displayed while the website verifies you are not a bot.
Ray ID: a0d76e02ed67f45a
Performance and Security by Cloudflare
Privacy
2026-06-18
kalkine.com.au
2026-06-18
Kalkine
Highlights
dorsaVi shares rose 2.50% to AUD 0.041 on 18 June 2026, following the release of latest operational update.
The company finalised the design package for its first integrated RRAM-CMOS validation chip.
The chip was developed with NTU Singapore and ITRI Taiwan.
The program now moves toward tape-out and staged silicon implementation.
Key features include write-and-verify circuitry, Comput
2026-06-18
www.digitimes.com
2026-06-18
digitimes
Samsung Foundry’s MPW service allows multiple chip designs to share a single wafer for prototype production. Credit: Samsung
Samsung Electronics' foundry division plans to open its Multi-Project Wafer, or MPW, service to its 2nm process next year, giving South Korean fabless chip designers access to one of the most advanced foundry nodes being commercialized without having to pay...
2026-06-18
www.newelectronics.co.uk
2026-06-18
New Electronics
www.newelectronics.co.uk
Performing security verification
This website uses a security service to protect against malicious bots. This page is displayed while the website verifies you are not a bot.
Ray ID: a0d63e373f967048
Performance and Security by Cloudflare
Privacy
2026-06-18
finimize.com
2026-06-18
Finimize
Before proceeding to your request, you need to solve a puzzle, and the puzzle requires Google Translate to be disabled. Please disable Google Translate and retry.
Complete the security check before continuing. This step verifies that you are not a bot, which helps to protect your account and prevent spam.
2026-06-18
digitimes.com
2026-06-18
Samsung Electronics' foundry division plans to open its Multi-Project Wafer, or MPW, service to its 2nm process next year, giving South Korean fabless chip designers access to one of the most advanced foundry nodes being commercialized without having to pay for a full wafer run, according to ZDNet Koreaand iNews24.
2026-06-18
digitimes.com
2026-06-18
Following the announcement in April 2026 that the AI5 chip design had been finalized, Tesla CEO Elon Musk introduced a new benchmark, stating that under yield considerations, the AI6 chip is expected to set a new record for maximum usable computing power per wafer.
2026-06-18
stocksdownunder.com
2026-06-18
Stocks Down Under
Tape-out clears the path to validation data, with compute-in-memory and TSMC-sourced wafers framing the commercial pitch
dorsaVi (ASX:DVL) has reached the moment its RRAM equity story has been pointing toward for the better part of two years. The company has finalised the full design package for its first integrated RRAM-CMOS validation chip, developed alongside NTU Singapore and ITRI Taiwan, and
2026-06-18
www.hpcwire.com
2026-06-18
HPCwire
www.hpcwire.com
Performing security verification
This website uses a security service to protect against malicious bots. This page is displayed while the website verifies you are not a bot.
Ray ID: a0d5327fcf218000
Performance and Security by Cloudflare
Privacy
2026-06-18
www.fiercesensors.com
2026-06-18
Fierce Sensors
Fierce Network
Fierce Sensors
Sensors Converge
Advertise
About Us
Sensors Applications
Sensors Markets
New Products
Education/How-Tos
IoT/Connectivity
Embedded
Sensors Converge
Daily Byte
Resources
Events
Subscribe
SENSORS
The quest for better chip design accelerates
By Matt Hamblen Jun 17, 2026 12:01pm
Sensors Applications Sensors Markets Automotive / Transportation Defense / Aerospace
Synopsy
2026-06-18
gamesbeat.com
2026-06-18
GamesBeat
The benefits of multiphysics solutions. Source: Synopsys
Categories
Posted in
in Technology
Synopsys announces 1st wave of Multiphysics Fusion solutions for chip design | interview
Posted by
by Dean Takahashi
June 17, 2026
5 min
Become a member of GB MAX to gain exclusive access to the industry and to the most influential global B2B leadership community in the business of gaming, entertainment,
2026-06-18
news.google.com
2026-06-18
Stock Titan
2026-06-17
www.ad-hoc-news.de
2026-06-17
AD HOC NEWS
Synopsys Inc., US8716071076
Synopsys AI Product Suite ushers in a new era of chip design automation
17.06.2026 - 00:25:28 | ad-hoc-news.de
Synopsys AI Product Suite targets chip makers racing to tape out faster with fewer engineers and rising complexity.
Synopsys Inc., US8716071076
Synopsys AI Product Suite ushers in a new era of chip design automation
By Alex Weber, ad-hoc-news, June 16, 2026
2026-06-16
www.bisinfotech.com
2026-06-16
Bisinfotech
www.bisinfotech.com
Performing security verification
This website uses a security service to protect against malicious bots. This page is displayed while the website verifies you are not a bot.
Ray ID: a0ce4d5fa938e62b
Performance and Security by Cloudflare
Privacy
2026-06-16
news.engineering.asu.edu
2026-06-16
Arizona State University (ASU)
news.engineering.asu.edu
Performing security verification
This website uses a security service to protect against malicious bots. This page is displayed while the website verifies you are not a bot.
Ray ID: a0d17b7f4d2250e5
Performance and Security by Cloudflare
Privacy
2026-06-15
evertiq.com
2026-06-15
Evertiq
© geralt/Pixabay
General | June 15, 2026
Cadence unveils fully autonomous virtual engineer for chip design
Evertiq
Built on Cadence’s AI-driven electronic design automation (EDA) portfolio with Nvidia Nemotron models, and secured by Nvidia OpenShell runtime, the new agentic capabilities enable customers to run dynamic simulations in automated workflows.
US company Cadence has announced the indust