SemiPulse | AI-Powered Semiconductor Supply Chain Intelligence & Market Signals

Linux 7.2 RISC-V Reduces Kernel Startup Overhead, Eswin SoC Support By Default - Phoronix

0.87

www.phoronix.com 2026-06-23

The Linux 7.2 kernel development cycle introduced significant enhancements for the RISC-V architecture, including optimizations to reduce kernel startup overhead and default support for Eswin SoCs, particularly targeting the SiFive HiFive Premier P550 board. By enabling HAVE_BUILDTIME_MCOUNT_SORT, t

Linux kernel RISC-V Eswin SoC SiFive HiFive kernel startup ftrace mcount_loc code cleanup

Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds - Phoronix

0.87

www.phoronix.com 2026-06-11

With the upcoming Linux 7.2 kernel release, a significant update is set to enable default support for ESWIN SoC in RISC-V kernel builds. Proposed by Anirudh Srinivasan from Tenstorrent, this change adds CONFIG_ARCH_ESWIN=y to the RISC-V default configuration (defconfig), allowing kernels to boot on

Linux kernel RISC-V ESWIN SoC SiFive open source semiconductor embedded systems chip design

Semiconductor News & Analysis Feed