tomshardware.com
2026-09-30
OpenAI's Jalapeño ASIC represents a paradigm shift in semiconductor design methodology rather than a mere performance milestone. The nine-month RTL-to-tapeout cycle, achieved by a small team leveraging OpenAI's proprietary agentic models (Codex, Sol, Astra), challenges the industry's entrenched 18-t