Semiconductor News & Analysis Feed

Samsung is reportedly delaying the widespread adoption of High-NA EUV technology for its 1nm chip manufacturing until around 2030, aligning with its long-term roadmap rather than immediate advanced-node production. While High-NA EUV offers superior patterning capabilities compared to conventional EU

IBM has unveiled its novel Nanostack transistor technology aimed at sub-1nm chips, marking a significant leap in semiconductor design beyond traditional 2D layouts. This 3D-like architecture vertically stacks and staggers transistors, enabling a density nearly twice that of IBM's 2nm chip, with near