← Feed Deep Dive Matrix Subscribe

The current state of Hybrid Bonding in 2026 — TSMC sits at 6 microns and the HBM delay that nobody expected - Tom's Hardware

www.tomshardware.com 2026-09-02 Tom's Hardware
Entities
Tags
Hybrid Bonding3D Chip StackingTSMCHigh Bandwidth MemoryChip PackagingSoIC PlatformFoveros DirectMicrobump TechnologySemiconductor ProcessChipletAI AcceleratorMemory Technology
News Summary
In 2026, hybrid bonding technology continues to gain traction in the semiconductor industry, particularly in logic chips where it has entered high-volume production. TSMC's SoIC platform has scaled bo... Read original →
Industry Analysis
In 2026, Hybrid Bonding has transitioned from concept to production, especially in logic chips, with TSMC’s SoIC platform reducing bond pitch to 6 microns, signaling a new era in 3D chip stacking. However, HBM adoption has been delayed due to JEDEC’s decision to raise package height limits, allowing HBM4 to continue using conventional microbumps. This shift impacts upstream suppliers like Applied Materials and Imec, who must accelerate precision process development. From a competitive standpoint, Intel’s Foveros Direct has entered server CPU production, while AMD and SK hynix pursue differentiated HBM4E strategies. Looking ahead, Hybrid Bonding is poised to redefine packaging for AI accelerators and high-performance computing, with 4.5-micron nodes expected to drive mature SoIC commercialization by 2029, establishing new technical moats.
Read Original Article →
Related
This page displays AI-generated summaries and metadata for research purposes. Original content belongs to the respective publishers.