Industry Analysis
This is not a wafer-size upgrade—it is a structural fracture in the power semiconductor cost curve.
300mm SiC die area exceeds 150mm by over 4x, yet critical yields—substrate thermal uniformity, epitaxial defect density—do not scale linearly. Within 18 months, Aixtron and LPE must re-engineer thermal-field and gas-flow models; Wolfspeed and Coherent face exponentially harder defect-control targets. The binding constraint is not manufacturability but whether yield clears the 70% threshold.
Supply-chain risk: large-diameter SiC substrate capacity remains concentrated in the US, Japan, and South Korea. China's SICC and TanKeBlue have broken through at 6-inch, but no 12-inch SiC substrate has reached volume production globally. If Washington or Brussels folds large-format SiC substrates into critical-mineral export controls, global power-device BOM costs will be forcibly re-sequenced by 2026.
Competitively, STMicroelectronics has locked a 2027 300mm node; Wolfspeed's vertical integration provides a structural cost moat. Infineon's move signals to automotive Tier-1s: "I am de-risking single-source substrate dependency"—while compressing onsemi and Rohm's share window in 800V traction inverters.
12-to-24-month verdict: 300mm SiC will not reshape the market overnight, but it will reassign pricing power. Once per-die cost drops 30-40%, SiC cascades from premium EVs into the sub-¥150k volume segment, compressing second-tier players' exit window to under 18 months.
This page displays AI-generated summaries and metadata for research purposes. Original content belongs to the respective publishers.